COMP 422/534 Parallel Computing: An Introduction

John Mellor-Crummey

Department of Computer Science Rice University johnmc@rice.edu



COMP 422/534 Lecture 1 14 January 2020

Course Information

- Time: TTh 1:00-2:15
- Place: DH 1075
- Instructor: John Mellor-Crummey
 - -Email: johnmc@rice.edu

 - -Office Hours: Thursday 9am-10am or by appointment
- WWW site: http://www.clear.rice.edu/comp422

Parallelism

- Definition: ability to execute parts of a computation concurrently
- Goal: solve large problems fast
 - —with more parallelism
 - solve larger problems in the same time
 - solve a fixed size problem in shorter time
- Grain of parallelism: how big are the units?
 - —bits, instructions, blocks, loop iterations, procedures, ...
- COMP 422/534 focus: explicit thread-level parallelism
 - —thread = a unit of execution consisting of a sequence of instructions that is managed by either the operating system or a runtime system

Course Objectives

- Learn fundamentals of parallel computing
 - -principles of parallel algorithm design
 - -programming models and methods
 - -parallel computer architectures
 - —parallel algorithms
- Develop skill writing parallel programs
 - -programming assignments
- Develop skill analyzing parallel computing problems —solving problems posed in class

Difference Between 422 and 534

- COMP 422 assignments
 - -produce well-written parallel programs
 - -examine their scalability and performance
 - -write a report about how each program works and your observations about its scalability and performance
- COMP 534 assignments
 - -same assignments as 422 students with an added component
 - use a performance tool to analyze where a program spends its time and how each program component scales
 - —performance and scalability of submitted programs counts for a larger fraction of the grade

Recommended Books

- Introduction to Parallel Computing, 2nd Ed, Ananth Grama, Anshul Gupta, George Karypis, Vipin Kumar (2003)
- Using OpenMP: Portable Shared Memory Parallel Programming - Barbara Chapman, Gabriele Jost, Ruud van der Pas (2008)
- Using MPI: Portable Parallel Programming with the Message-Passing Interface, 3rd Ed - William Gropp, Ewing Lusk, Anthony Skjellum (2014)
- Programming Massively Parallel Processors: A Hands-on Approach, 3rd Ed. David B. Kirk, Wen-mei W. Hwu (2016)

Topics (Part 1)

- Introduction
- Principles of parallel algorithm design
 - —decomposition techniques
 - —mapping & scheduling computation
 - -templates
- Programming shared-address space systems
 - -Cilk Plus
 - -OpenMP
 - -Pthreads
 - -synchronization
- Parallel computer architectures
 - ----shared memory systems and cache coherence
 - -distributed-memory systems
 - -interconnection networks and routing

Topics (Part 2)

- Programming scalable systems
 - -message passing: MPI
 - -global address space languages
- Collective communication
- Analytical modeling of program performance —speedup, efficiency, scalability, cost optimality, isoefficiency
- Parallel algorithms

 - -numerical algorithms: dense and sparse matrix algorithms
- Performance measurement and analysis of parallel programs
- GPU Programming with CUDA
- Problem solving on clusters using MapReduce
- Warehouse-scale computing

Prerequisites

- Programming in C, C++, or similar
- Basics of data structures
- Basics of machine architecture
- Prerequisites
 - -COMP 321 (formerly 221) INTRO TO COMPUTER SYSTEMS -or equivalent
- See me if you have concerns

Rules

- Generally, use Piazza for class communication (see syllabus)
- If you send me email
 - -subject line must include COMP 422/534
 - -send it from your Rice email address
- Don't share code for the assignments
 - —you may not share code with classmates
 - —you may not collaborate with people who are not your classmates or instructor in any way
 - e.g., don't post questions to programming forums
 - —you may not take more than two lines of code from an external resource and include it in one of your assignments
 - -we use automated tools to identify violations
 - don't underestimate their power!
 - -violations will be reported to the honor council
- See syllabus for full definition of misconduct

Motivations for Parallel Computing

- Technology push
- Application pull

The Rise of Multicore Processors

Advance of Semiconductors: "Moore's Law"

Gordon Moore, Founder of Intel

- 1965: since the integrated circuit was invented, the number of transistors in an integrated circuit has roughly doubled every year; this trend would continue for the foreseeable future
- 1975: revised circuit complexity doubles every two years



By shigeru23 CC BY-SA 3.0, via Wikimedia Commons

Evolution of Microprocessors 1971-2017







Intel 4004, 1971 1 core, no cache 23K transistors Oracle M7, 2015 32 cores, 64MB cache 10B transistors

IBM Power9, 2017 24 cores, 120MB cache 8B transistors

Figure credits:

Intel processors: Shekhar Borkar, Andrew A. Chien, The Future of Microprocessors. Communications of the ACM, Vol. 54 No. 5, Pages 67-77 10.1145/1941487.1941507.

Oracle M7: Timothy Prickett Morgan Oracle Cranks Up The Cores To 32 With Sparc M7 Chip, Enterprise Tech - Systems Edition, August 13, 2014.

https://en.wikichip.org/wiki/ibm/microarchitectures/power9

From increasing transistor count to performance

- More transistors = ↑ opportunities for exploiting parallelism
- Parallelism in a CPU core
 - —implicit parallelism: invisible to the programmer
 - pipelined execution of instructions
 - multiple functional units for multiple independent pipelines
 - -explicit parallelism
 - long instruction words (VLIW)
 - bundles of independent instructions that can be issued together
 - e.g., Intel Itanium processor 2000-2017
 - SIMD processor extensions up to 512 bits wide (AVX512) integer, floating point, complex data operations on up to 16 32-bit data items per instruction

Microprocessor Architecture (Mid 90's)

- Superscalar (SS) designs were the state of the art

 - -multiple instruction issue
 - -dynamic scheduling: HW tracks instruction dependencies
- Apparent path to higher performance?
 - -wider instruction issue
 - -support for more speculation

Increasing issue width provides diminishing returns

Two factors¹

- Fundamental circuit limitations
 - —delays \uparrow as issue queues \uparrow and multi-port register files \uparrow
 - —increasing delays limit performance returns from wider issue
- Limited amount of instruction-level parallelism
 - —inefficient for programs with difficult-to-predict branches

¹<u>The case for a single-chip multiprocessor</u>, K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang, ASPLOS-VII, 1996.

Instruction-level Parallelism Concerns

Issue Waste



Some Sources of Wasted Issue Slots

- TLB miss
- I cache miss
- D cache miss
- Load delays (L1 hits)
- Branch misprediction
- Instruction dependences
- Memory conflict

Memory Hierarchy

Control Flow

Instruction Stream

Simulations of 8-issue Superscalar



Power and Heat Stall Clock Frequencies

May 17, 2004 ... Intel, the world's largest chip maker, publicly acknowledged that it had hit a "thermal wall" on its microprocessor line. As a result, the company is changing its product strategy and disbanding one of its most advanced design groups. Intel also said that it would abandon two advanced chip development projects ...

Now, Intel is embarked on a course already adopted by some of its major rivals: obtaining more computing power by stamping multiple processors on a single chip rather than straining to increase the speed of a single processor ... Intel's decision to change course and embrace a "dual core" processor structure shows the challenge of overcoming the effects of heat generated by the constant on-off movement of tiny switches in modern computers ... some analysts and former Intel designers said that Intel was coming to terms with escalating heat problems so severe they threatened to cause its chips to fracture at extreme temperatures...

New York Times

Technology Trends



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

Figure credit: Karl Rupp. https://www.karlrupp.net/wp-content/uploads/2015/06/40-years-processor-trend.png.

Recent Multicore Processors

- 2019: AMD EPYC 7742

 —64 cores; 2-way SMT; 256MB cache
- 2017: IBM Power9
 —24 cores; 4-way SMT; 120MB cache
- 2016: Intel Knight's Landing
 —72 cores; 4-way SMT; 36MB cache
- 2015: Oracle SPARC M7

 —32 cores; 8-way SMT; 64MB cache
- Fall 14: Intel Haswell —18 cores; 2-way SMT; 45MB cache
- June 14: IBM Power8

 —12 cores; 8-way SMT; 96MB cache
- Sept 13: SPARC M6
 - —12 cores; 8-way SMT; 48MB cache
- May 12: AMD Trinity —4 CPU cores; 384 graphics cores



IBM Power9 https://en.wikichip.org/wiki/ibm/ microarchitectures/power9

Intel Scalable Processors (April 2, 2019)

SECOND GENERATION	ADVANCED PERFORMANCE		SCALABLE PERFORMANCE		FEATURING INTEL® SPEED SELECT TECHNOLOGY (3 IN 1)
INTEL [®] XEON [®]	9282 56 3.8 2.6 77 400 CORES TURBO BASE CACHE TOP		8276 28 4.0 2.2 38.5 165 CORES TURBO BASE CACHE TOP OF TARE DO	2.0TB & 4.5 TB DDR4 MEMORY CAPACITY SUPPORT SKUS AVAILABLE	8260Y CORES TURED EASE 35.75 165 CONTACTOR
SCALABLE PROCESSORS	9242 48 3.8 2.3 71.5 350 cores turbo base cache top		8260 24 3.9 2.4 35.7 165 CONTACT OR CONTROL	2.0TB & 4.5TB DDR4 MEMORY CAPACITY SUPPORT SKUS AVAILABLE	6240Y 18 3.9 2.6 24.75 150 COPTALEDCON
(intel) XEON	9222 32 3.7 2.3 71.5 250 CORES TURBO BASE CACHE TOP		8253 16 3.0 2.2 35.7 165 CORE TURBO BASE CACHE		4214Y 12 3.2 2.2 16.5 85 CACHE TURBO BASE CACHE TOP
PLATINUM inside	9221 32 3.7 2.1 71.5 250 cores turbo base cache tud		6252 24 3.7 2.1 35.75 150 CORES TURBO BASE CACHE TOP		NETWORKING/NFV SPECIALIZED
	OPTIMIZED FOR HIGHEST PER-CORE SCALABLE PERFORMANCE	2078 8 4 578			6252N 24 3.6 2.3 35.75 150
OBSESSED OPTIMIZED	8280 28 4.0 2.7 38.5 205 CONTACT CACHE TO AND CONTACT	2.0TB & 4.5TB DDR4 MEMORY CAPACITY SUPPORT SKU\$ AVAILABLE		2.0TB & 4.5TB	6230N 20 3.5 2.3 27.5 125 CONSTRUCTION
INTEL® XEON® PLATINUM 9200 processors	8270 26 4.0 2.7 35.75 205 COPTANE DC OF		6240 18 3.9 2.6 24.75 150 CORES TURBO BASE CACHE TOP CORES TURBO BASE CACHE	DDR4 MEMORY CAPACITY SUPPORT SKUs AVAILABLE	5218N 16 3.9 2.3 22 105 CORES TURBO BASE CACHE 100 SUBJORT FOR OPTANE DC CON
	8268 24 3.9 2.9 35.75 205 INPORT FOR OPTIALE DC ON		6238 22 3.7 2.1 30.25 140 EXPRANCE DCON CORES TURBO BASE CACHE TOP CONTRACTOR	2.0TB & 4.5TB DDR4 MEMORY CAPACITY SUPPORT SKUS AVAILABLE	
INTEL® XEON® PLATINUM 8200 processors	8256 24 3.9 3.8 16.5 105 CORES TURBO BASE CACHE TOP		6230 20 3.9 2.1 27.5 125 - COMPART FOR CORES TURBO BASE CACHE TOP - COMPART FOR MEDICAL CACHE TOP	AND STREET	W DENSITY VALUE SPECIALIZED
INTEL® XEON® GOLD 6200 & 5200 PROCESSORS					6262V 24 3.6 1.9 33 135 END PLANE DC OW
INTEL® XEON® SILVER 4200 PROCESSORS			5220 18 3.9 2.2 24.75 125 CONSTRACTOR CORES TURBO BASE CACHE TOP CONSTRACT OF CONST		62222V 20 3.6 1.8 27.5 115 EVENT FOR BASE CACHE TO THE DOCUMENT OF THE DOCUMENT.
	6246 12 4.2 3.3 24.75 165 COPTANEDCO		5218 16 3.9 2.3 22 125 Demostration	10 0	LONG-LIFE CYCLE AND NEBS-THERMAL FRIENDLY
INTEL® XEON® BRONZE 3200 processors	6244 8 4.4 3.6 24.75 150 COPTANEDCON	<i>/</i>	4216 16 3.2 2.1 16.5 100	22	6238T 22 3.7 1.9 30.25 125 COPTARE DOC
AVAILABLE PROCESSOR OPTIONS	6242 16 3.9 2.8 22 150 COPTANEDCON		4214 12 3.2 2.2 16.5 85		6230T 20 3.9 2.1 27.5 125 COMPART FOR COMP
M MEDIUM DOR MEMORY TIER SUPPORT	6234 8 4.0 3.3 24.75 130 CPTANEDCON		4210 10 3.2 2.2 13.75 85	1	5220T 18 3.9 1.9 24.75 105 COMPOSITION CONSISTENT TO COMPOSITION CONSISTENT TO COMPOSITION CONSISTENT CONSISTE
S SEARCH VALUE SPECIALIZED T THERMAL & LONG-LIFE CYCLE SUPPORT V VM DENSITY VALUE SPECIALIZED	6226 12 3.7 2.7 19.25 125 COPENDER OF COMPOSITION BASE CACHE TOP		4208 8 3.2 2.1 11 85 CORES TURBO BASE CACHE TOP		5218T 16 3.8 2.1 22 105 CORE DURING BASE CACHE TOP
Y INTEL [®] speed select technology	52222 4 3.9 3.8 16.5 105 CPTANEDCON		3204 6 1.9 1.9 8.25 85 CORES TURBO BASE CACHE TOP		42097 8 3.2 2.2 11 70
TURBO MAXIMUM INTEL* TURBO BOOST TECHNOLOGY 2.0 Frequency (In GHz) BASE BASE FREQUENCY (IN GHz)	5217 8 3.7 3.0 16.5 115 CPTANEDCON		t thread/aare	7 /	SEARCH APPLICATION VALUE SPECIALIZED
CACHE PROCESSOR CACHE (IN MB) TOP THERMAL DESIGN POWER (IN WATTS) RCP RECOMMENDED CUSTOMER PRICING (\$ US DOLLARS)	5215 10 3.4 2.5 16.5 85 CPTANEDCON	2.0TB & 4.5TB DDR4 MEMORY CAPACITY SUPPORT SKU: AVAILABLE	1 thread/core	14	52205 18 3.9 2.7 24.75 125 CP ANE DC SUPPORT FOR CORES TURBO BASE CACHE TOP CP ANE DC SUPPORT FOR
RCP RECOMMENDED CUSTOMER PRICING (\$ US DOLLARS) NFV NETWORK FUNCTION VIRTUALIZATION VM VIRTUAL MACHINE NEBS NETWORK EQUIPMENT-BUILDING SYSTEM	4215 8 3.5 2.5 16.5 85 COPANED CON		PRODUCT DESCRIPTIONS AT ANY TIME, WITH	OUT NOTICE. PLEA	VITHOUT NOTICE. INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND SE VISIT INTEL COM/XEON OR CONTACT YOUR INTEL REPRESENTATIVE PRODUCT SPECIFICATIONS. © COPYRIGHT 2019. INTEL CORPORATION.
ALLOS ALL HORK EQUIPMENT BUILDING STSTEM				UNDE	R EMBARGO UNTIL 2 APRIL 2019 AT 10:00 AM (PACIFIC TIME)

2 SMT threads/core for all but one processor

Latency-optimized cores

Application Pull

- Complex problems require computation on large-scale data
- Sufficient performance is available only through massive parallelism

Computing and Science

"Computational modeling and simulation are among the most significant developments in the practice of scientific inquiry in the 20th century. Within the last two decades, scientific computing has become an important contributor to all scientific disciplines.

It is particularly important for the solution of research problems that are insoluble by traditional scientific theoretical and experimental approaches, hazardous to study in the laboratory, or time consuming or expensive to solve by traditional means"

> — "Scientific Discovery through Advanced Computing" DOE Office of Science, 2000

The Need for Speed: Complex Problems

- Science

 - -storm forecasting and climate prediction
- Engineering
 - -multiscale simulations of metal additive manufacturing processes

 - -earthquake and structural modeling
 - -pollution modeling and remediation planning
 - -molecular nanotechnology
- Business
 - —computational finance high frequency trading
 - -information retrieval
 - -data mining "big data"
- Defense
 - -nuclear weapons stewardship

The Scientific Case for Exascale Computing

- Predict regional climate changes: sea level rise, drought and flooding, and severe weather patterns
- Reduce carbon footprint of transportation
- Improve efficiency and safety of nuclear energy
- Improve design for cost-effective renewable energy resources such as batteries, catalysts, and biofuels
- Certify the U.S. nuclear stockpile
- Design advanced experimental facilities, such as accelerators, and magnetic and inertial confinement fusion
- Understand properties of fission and fusion reactions
- Reverse engineer the human brain
- Design advanced materials



Earthquake Simulation in Japan

March 11, 2011 Fukushima Daiichi Nuclear Power Plant suffered major damage from a 9.0 earthquake and subsequent tsunami that hit Japan.

The earthquake and tsunami disabled the reactor cooling systems, leading to radiation leaks and triggering a 30 km evacuation zone around the plant.

Confirmed deaths: 19,575 as of September 2017

Earthquake Research Institute, University of Tokyo

Tonankai-Tokai Earthquake Scenario Video Credit: The Earth Simulator Art Gallery, CD-ROM, March 2004

Ocean Circulation Simulation

El Niño is an anomalous, yet periodic, warming of the central and eastern equatorial Pacific Ocean. For reasons still not well understood, every 2-7 years, this patch of ocean warms for six to 18 months

https://www.climate.gov/enso

El Niño was strong through the Northern Hemisphere winter 2015-16, with a transition to ENSO-neutral in May 2016.



Community Earth System Model (CESM)

Atmosphere Component	CAM DATM (WRF)					
CAM Modes: Multiple Dycores, Multiple Chemistry Options, WACCM, single column						
Data-ATM: Multiple Forcing/Physics Modes						
Land Component	CLM DLND (VIC)					
CLM Modes: no BGC, BGC, Dynamic-Vegetation, BGC-DV, Prescribed-Veg, Urban						
Data-LND: Multiple Forcing/Physics Modes						
Ice Component	CICE DICE					
CICE Modes: Fully Prognostic, Prescribed						
Data-ICE : Multiple Forcing/Physics Modes						
Ocean Component	POP DOCN(SOM/DOM) (ROMS)					
POP Modes: Ecosystem, Fully-coupled, Ocean-only, Multiple Physics Options						
Data-OCN : Multiple Forcing/Physics Modes (SOM/DOM)						
New Land Ice Component						
Coupler Regridding, Merging, Calculation of ATM/OCN fluxes, Conservation diagnostics						

Figure courtesy of M. Vertenstein (NCAR)

CESM Execution Configurations



Figure courtesy of M. Vertenstein (NCAR)

CESM Simulations on a Cray Supercomputer



Performance Limiters: Left is CAM; Right is POP.

Figure courtesy of Pat Worley (ORNL)

Simulating Turbulent Reacting Flows: S3D

- Direct numerical simulation (DNS) of turbulent combustion
 - state-of-the-art code developed at CRF/Sandia
 - PI: Jaqueline H. Chen, SNL
 - 2020: 600K hours, IBM AC922 2xP9+6xV100
 - "DNS of Turbulent Combustion Towards Efficient Engines with In Situ Analytics"

- Science
 - study micro-physics of turbulent reacting flows
 - physical insight into chemistry turbulence interactions
 - simulate chemistry and multi-physics (sprays, radiation, soot)
 - develop and validate reduced model descriptions used in macro-scale simulations of engineering-level systems







Fluid-Structure Interactions

• Simulate ...

-rotational geometries (e.g. engines, pumps), flapping wings

- Traditionally, such simulations have used a fixed mesh —drawback: solution quality is only as good as initial mesh
- Dynamic mesh computational fluid dynamics
 - —integrate automatic mesh generation within parallel flow solver
 - nodes added in response to user-specified refinement criteria
 - nodes deleted when no longer needed
 - element connectivity changes to maintain minimum energy mesh

—mesh changes continuously as geometry + solution changes

• Example: 3D simulation of a hummingbird's flight

[Andrew Johnson, AHPCRC 2005]

 Another example: 3D heart simulation [2014] —https://youtu.be/2LPboySOSvo

Air Velocity (Front)


Air Velocity (Side)



Andrew A. Johnson Army HPC Research Center

Mesh Adaptation (front)



Mesh Adaptation (side)



Challenges of Explicit Parallelism

- Algorithm development is harder
 - -complexity of specifying and coordinating concurrent activities
- Software development is much harder
 - —lack of standardized & effective development tools and programming models
 - -subtle program errors: race conditions
- Rapid pace of change in computer system architecture
 - —a great parallel algorithm for one machine may not be suitable for another
 - example: homogeneous multicore processors vs. GPUs

Hummingbird Simulation in UPC

- UPC: PGAS language for scalable parallel systems —supports a shared memory programming model on a cluster
- Application overview
 - -distribute mesh among the processors
 - -partition the mesh among the processors
 - -each processor maintains and controls its piece of the mesh
 - has a list of nodes, faces, and elements
 - -communication and synchronization
 - read-from or write-to other processor's data elements as required
 - processors frequently synchronize using barriers
 - use "broadcast" and "reduction" patterns
 - -constraint
 - only 1 processor may change the mesh at a time

Algorithm Sketch

At each time step...

- Test if re-partitioning is required
- Set up interprocessor communication if mesh changed
- Split elements into independent (vectorizable) groups
- Calculate the refinement value at each mesh node
- Move the mesh
- Solve the coupled fluid-flow equation system
- Update the mesh to ensure mesh quality
 - ---swap element faces to obtain a "Delaunay" mesh

 - -delete nodes from locations where there are too many
 - ---swap element faces to obtain a "Delaunay" mesh

Parallel Hardware in the Large

ORNL Summit Supercomputer



Scale of the Largest HPC Systems (Nov 2019)

	Rmax Rpeak Power Rank System (TFlop/s) (TFlop/s) (kW)	
IBM Power9 (22C/88T) 6x Nvidia Volta (80SM)	1 Summit - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA 2,414,592 148,600.0 200,794.9 10,096 Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM DOE/SC/Oak Ridge National Laboratory United States 2,414,592 148,600.0 200,794.9 10,096	all 10
IBM Power9 (22C/88T) 4x Nvidia Volta (80SM)	 Sierra - IBM Power System AC922, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband , IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States 	> 250K cores
Sunway 4C + 260C	 Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China Sunway China 	> 1.5M cores
Intel Xeon (12C/24T) + Matrix-2000 (128C)	 4 Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.2GHz, TH 4,981,760 51,444.5 100,678.7 18,482 Express-2, Matrix-2000, NUDT National Super Computer Center in Guangzhou China 	
Intel Xeon (28C/56T)	5 Frontera - Dell C6420, Xeon Platinum 8280 28C 2.7GHz, Mellanox 448,448 23,516.4 38,745.9 InfiniBand HDR , Dell EMC Texas Advanced Computing Center/Univ. of Texas United States	heterogeneous manycore
Intel Xeon (12C/24T) + NVIDIA P100 (56SM)	 6 Piz Daint - Cray XC50, Xeon E5-2690v3 12C 2.6GHz, Aries interconnect, NVIDIA Tesla P100, Cray/HPE Swiss National Supercomputing Centre (CSCS) Switzerland 387,872 21,230.0 27,154.3 2,384 	
Intel Xeon Intel KNL (16C/22T) (68C/272T)	 7 Trinity - Cray XC40, Xeon E5-2698v3 16C 2.3GHz, Intel Xeon Phi 7250 68C 979,072 20,158.7 41,461.2 7,578 1.4GHz, Aries interconnect, Cray/HPE DOE/NNSA/LANL/SNL United States 	hybrid CPU+accelerator
Intel Xeon (20C/80T) 2x Nvidia Volta (80SM)	8 Al Bridging Cloud Infrastructure (ABCI) - PRIMERGY CX2570 M4, Xeon Gold 6148 20C 2.4GHz, NVIDIA Tesla V100 SXM2, Infiniband EDR , Fujitsu National Institute of Advanced Industrial Science and Technology (AIST) Japan	homogeneous
Intel Xeon (24C/48T)	 SuperMUC-NG - ThinkSystem SD650, Xeon Platinum 8174 24C 3.1GHz, 305,856 19,476.6 26,873.9 Intel Omni-Path , Lenovo Leibniz Rechenzentrum Germany 	manycore
IBM Power9 (22C/88T) 4x Nvidia Volta (80SM)	10 Lassen - IBM Power System AC922, IBM POWER9 22C 3.1GHz, Dual-rail Mellanox EDR Infiniband, NVIDIA Tesla V100 , IBM / NVIDIA / Mellanox DOE/NNSA/LLNL 288,288 18,200.0 23,047.2	Source https://www.top500.org
	United States	nerator 45

Achieving High Performance on Parallel Systems

Computation is only part of the picture

- Memory latency and bandwidth
 - —CPU rates are > 200x faster than memory
 - —bridge speed gap using memory hierarchy
 - -more cores exacerbates demand
- Interprocessor communication
- Input/output
 - I/O bandwidth to disk typically needs to grow linearly with the # processors





system

Challenges of Parallelism in the Large

- Parallel science applications are often very sophisticated —e.g. adaptive algorithms may require dynamic load balancing
- Multilevel parallelism is difficult to manage
- Extreme scale exacerbates inefficiencies
 - -algorithmic scalability losses
 - -serialization and load imbalance
 - -communication or I/O bottlenecks
 - —insufficient or inefficient parallelization
- Hard to achieve top performance even on individual nodes —contention for shared memory bandwidth —memory hierarchy utilization on multicore processors

Thursday's Class

- Introduction to parallel algorithms
 - -tasks and decomposition
 - -task dependences and critical path
 - —mapping tasks
- Decomposition techniques
 - -recursive decomposition
 - -data decomposition

Parallel System for the Course

• NOTS

- -226 nodes, each with two 8C/16T Intel Xeon processors
- -2 nodes with 2 x NVIDIA K80 GPGPUs
- -no global shared memory