

Mastermind Game

Hilary, Ricky, and Alexa

Group E

Functional Description

- Key and guess
- Scoring
- Guess counter
- Low score (no. of guesses)
- MUXing of output
- Resets: game vs. lowscore

Example Game

<u>Key</u>	<u>G1</u>	<u>G2</u>	<u>G3</u>
G	Y	B	G
B	R	G	B
B	G	B	B
B	B	B	B
	1 Black 1 White	2 Black 2 White	Win


Algorithm

- Input latches and valid bits
- Valid-bit feedback calculation
- Comparison logic (decoder PLA)
- Scores to white adder, black latch, and FSM (win?)
- If win assert win bits & restart
- Else keep guessing (7 tries)

Logic Diagrams


- Comparison logic
- Low score logic
- Ripple carry adder

Comparison Logic




Logic PLA returns a binary count of the number of correct matches

Low Score Logic




Ripple-Carry Adder




System Timing

- Optimize flow using clka & clkb
- Latch control signals for clkb
- Valid bit feedback
- Latch feedbacks


FSM Timing Diagram




Input Timing Diagram



Logic Timing Diagram



Output Timing Diagram



FSM States

--MEG program

--state transition on every clock

INPUTS: S2 S1 S0 RESTART enterG enterK GC2 GC1
GC0;

OUTPUTS: latchG shift0 shift1 shift2 shift3 latchGBS
resetV latchVBS latchK WLK1 WLK0 latchGC resetGC
incrementGC latchLS latchB resetBW latchW resetO latchO
latchC;

RESET ON RESTART TO A;

A: IF enterK THEN B(resetO resetGC latchK)
ELSE LOOP;

B: GOTO C(resetBW);

C: IF enterG THEN D(latchG incrementGC latchGC shift0
latchGBS resetV)
ELSE LOOP;

D: GOTO E(latchC shift1 latchVBS latchGBS);

E: GOTO F(latchB latchC shift2 latchGBS latchVBS);

F: CASE (S0 S1 S2)
0 0 1 => K(latchO);
ENDCASE => G(latchW latchC shift3 latchGBS
latchVBS);

G: GOTO H(latchW latchC);

H: GOTO I(latchW);

I: CASE (GC0 GC1 GC2)
1 1 1 => J(latchO);
ENDCASE => B(latchO);


J: GOTO A(WLK0);

K: GOTO A(WLK1 WLK0 latchLS);


Circuit Layout

- Cell hierarchy
- Sub-cell layout
- Floor plan
- Chip layout

Low Score Logic--Cell Hierarchy




Latch




Latch w/ Reset High




Latch w/ Reset Low




Ripple Carry Adder




Decoder PLA




Floor Plan





iopad


Mon Dec 6 17:20:23 1999



Spice Analysis of Critical Cells


- Comparison logic (longest path between clocks)
- Adder

Spice Analysis of Comparison Logic



$$T = 2 * 7.47 = 14.94\text{nS} \quad \text{Frequency} = 66.93\text{MHz}$$

Spice Analysis of Adder



$$T = 2 * 6.2 = 12.4\text{nS} \quad \text{Frequency} = 80.65\text{MHz} > 67\text{MHz}$$

Q.E.D.

