
Adaptive Noise Cancellation using the LMS Algorithm

December 7, 1999



Dec. 7, 1999


GROUP Y
Yonghui Cheng
Damian Dobric
Ping Tao
Shunxi Wang



1 / 31


Functional Description

- Adaptive Noise Cancellation DSP Circuit
 - Removes background noise from signals
- Application: Pilot Communication
 - Two signals:
 - Noise + Pilot's Speech
 - Noise Reference Signal in Cockpit



Functional Description (cont'd)

- Filter input $x(k)$ to obtain $y(k)$
- Error $e(k) = \text{Desired Input } d(k) - y(k)$
 - Used to update filter frequency response
- 8-tap Finite Impulse Response (FIR) Filter
- LMS Algorithm
 - $W(k+1) = W(k) + u * 2e(k) * x(k)$
 - Fixed Step-Size u




Overview

Elec 422
VLSI Design

- Circuit Design
- PLA Description
- Layout
- System Performance Analysis


System Block Diagram

Elec 422
VLSI Design




System Timing: Error Calculation

Elec 422
VLSI Design



System Timing: Weight Update


Elec 422
VLSI Design



- 12-bit Carry-Look Ahead Adder
- 8-bit Radix-4 Booth Recoding Multiplier
- 8-bit Rotate Stack


Carry-Look Ahead Adder

Elec 422
VLSI Design




Radix-4 Booth Recoding Multiplier

Elec 422
VLSI Design



Rotate Stack

Elec 422
VLSI Design




PLA Description

Elec 422
VLSI Design

- 15 states, 5 inputs, 17 outputs
- 2 Phases:
 - Error Computation
 - Filter Tap Weight Update
- 2 Counters (count to 8):
 - Counter to count multiplier clock cycles
 - Counter to count # of multiply operations
- One Iteration ~200 clock cycles

State Diagram



Input to Meg

Elec 422
VLSI Design

-- Elec 422 Project MAIN CONTROLLER PLA

INPUTS: RESTART COUNT8 COUNT9;

OUTPUTS: STOREXD STOREW ROTATEX ROTATEW MDS MWE
MMULT LOADMULT CLRCNT8 CLRCNT9 CNT8A CNT8B
SUBTRACT LACCUM LERROR CLRALL CLRACCUM;

-- reset logic

reset on RESTART to init(CLRALL CLRACCUM);

init: -- initial state --> clear all latches

goto LoadXD(STOREXD LOADMULT CLRCNT8 CLRCNT9);

LoadXD: -- Load X & D inputs

goto RotateXW(ROTATEX ROTATEW CNT8A);

RotateXW: -- Rotate X & W stacks

goto StartCNT8b(CNT8B);

StartCNT8b: -- signal 8 counter w/ second control signal

goto WaitMultXWDone;

WaitMultXWDone: -- wait for the multiply of X & W to finish

case (COUNT9 COUNT8)

10 => StartNextMultXW(LOADMULT LACCUM CLRCNT9);

11 => StartNextMultXW(LACCUM);

endcase => WaitMultXWDone;

StartNextMultXW:

if COUNT8 then CalculateE(MMULT SUBTRACT)

else RotateXW(ROTATEX ROTATEW CNT8A);

CalculateE:

goto GetE(MMULT SUBTRACT LERROR);

GetE:

goto WaitBeforeMult; -- CLKB2 happens on EVEN cycles

WaitBeforeMult:

goto StartMultXE(MWE LOADMULT CLRCNT8 CLRCNT9
CLRACCUM);

StartMultXE:

goto GetWAdd(ROTATEX ROTATEW MDS MMULT CNT8A);

GetWAdd:

goto StartCNT8b2(MDS MMULT CNT8B LACCUM);

StartCNT8b2:

goto WaitMultXEDone(MDS);

WaitMultXEDone:

case (COUNT9 COUNT8)

10 => StartNextMultXE(MDS MWE STOREW LOADMULT
CLRCNT9);

11 => StartNextMultXE(MDS STOREW ROTATEX);

endcase => WaitMultXEDone(MDS);

StartNextMultXE:

if COUNT8 then WaitBeforeMult2 -- CLKB2 happens on EVEN
cycles


else StartMultXE(CLRACCUM);

WaitBeforeMult2:

goto init(CLRALL CLRACCUM);


- Cell Hierarchy
- Plots of Low-Level Cells
- Floorplan
- Full plot of Chip

Cell Hierarchy



XOR Gate Cell

Elec 422
VLSI Design




Dec. 7, 1999


17 / 31

5-Input NAND Gate Cell

Elec 422
VLSI Design




Static Latch



Clearable Static Latch

Elec 422
VLSI Design



4-bit Carry-Look Ahead Adder

Elec 422
VLSI Design




12-bit Carry-Look Ahead Adder

Elec 422
VLSI Design



8-bit Radix-4 Booth Recoding Mult.

Elec 422
VLSI Design




Dec. 7, 1999

23 / 31


8x8-bit Rotate Stack

Elec 422
VLSI Design



Control PLA & Counters


Elec 422
VLSI Design



Dec. 7, 1999


25 / 31

Floorplan



Full Plot of Chip

Elec 422
VLSI Design




- 5,600T
Total

- Longest Path: Multiplier Output to Error Output Latch
 - 12-bit Adder in critical path
- Spice Analysis of 12-bit Adder

Spice Analysis (Rise Time)


Elec 422
VLSI Design



- Rise Time ~23.5 ns

Spice Analysis (Fall Time)

Elec 422
VLSI Design



- Fall Time ~22 ns

Summary of System Performance

Elec 422
VLSI Design

- 12-bit Adder Worst Case Delay: ~ 25 ns
- Maximum Clock Speed: ~ 42.6 MHz