

Final Project for ELEC422

FastCPU

Arshad Hussain


Lixin Su

Jun Tang

What is FastCPU?

- 6 stage pipeline RISC processor
- 16 bit instructions set
- 16 bit internal data bus
- 8 bit I/O bus
- 8-bit CLA adder, 8bit bi-dir Barrel Shifter, 4 bit Multiplier
- **Tap Controller** for serial scan of PC out on a pin for debugging.
- Total number of transistors **8500** (without Pad Frame)
- Fastest clock speed: **42 MHz**
- Status:
 - Design and testing of all blocks are **complete**
 - IRSim testing from pads is **complete!**
 - **Mission accomplished!**

Our Pipeline




1. **Stall** is inserted to avoid the **structural hazard** (Due to the **pin number limitation**, the data and instruction memory accesses share the same 8 pins).
2. There must be an **ALU operation before conditional branches**. The target address of the next instruction can always be resolved in the **ID stage of the current instruction**.
3. **Data forwarding** is used in the **ID stage** when needed.


Instruction Set

operation	op code (15-12)	destination register (11-9)	source register (7-5)	target register (4-2)
ADD	1000	Rd	Rs	Rt
SUB	1001	Rd	Rs	Rt
MULT	1010	Rd	Rs	Rt
AND	1011	Rd	Rs	Rt
OR	1100	Rd	Rs	Rt
NOT	1101	Rd	Rs	N/A
SLL	0101	Rd	Rs	Rt
SRL	1111	Rd	Rs	Rt
JR	0000	N/A	Imm Addr	
JC	0001	N/A	Imm Addr	
JZ	0011	N/A	Imm Addr	
LW	0100	Rd	Imm Addr	
SW	0010	Rs	Imm Addr	
LWI	0101	Rd	Imm Data	
NOP	0110			
END	0111			


CPU Schematic




Timing Analysis (1)




Timing Analysis (2)



Timing Analysis (3)




Main PLA




- 8 inputs
- 21 outputs
- 17 states, 5 status bits



Test Access Port Controller – for CPU Debugging




State diagram for TAP




Scan Cell For TAP




Register File





Carry Look-Ahead Adder





Carry Look-Ahead Adder




Multiplier




Barrel Shifter



ALU



Floor Plan




IRSIM Test Code Sequences


We have four testing code sequences

LW R0 #129;	LW R4 #168;	LWI R0, #18;	LW R2 #129;
LW R1 #130;	LWI R5 #3;	LW R1 #154;	LWI R3 #70;
ADD R0 R1 R0;	MULT R4 R4 R5;	AND R2 R0 R1;	(HALT)
ADD R0 R0 R1;	STORE R4 #168;	JR #32;	SUB R2 R2 R3;
JC #114;		OR R3 R0 R1;	
		NOT R4 R0;	
		SLL R5 R0 R1;	
		SRL R6 R0 R1;	
		ADD R7 R0 R1;	
		SW R6 #145;	

Memory Access Testing




Memory Access Testing Result




TAP Testing Result

LW R2 #129;
 LWI R3 #70;
 (HALT)
 SUB R2 R2 R3;




Testing (JZ)

LW R2 #129;
 LWI R3 #70;
 SUB R2 R2 R3;
 JZ #85;




Testing (JC)

LW R0 #129;
 LW R1 #130;
 ADD R0 R1 R0;
 ADD R0 R0 R1;
 JC #114;




General ALU Testing


LWI R0, #18;
 LW R1 #154;
 AND R2 R0 R1;
 JR #32;
 OR R3 R0 R1;
 NOT R4 R0;
 SLL R5 R0 R1;
 SRL R6 R0 R1;
 ADD R7 R0 R1;
 SW R6 #145;




Spice Analysis (Adder)



Spice Analysis (Barrel Shifter)




Spice Analysis (Multiplier)



Longest Path Delay: 12ns

Full Chip



Timing Analysis with Crystal and Spice Analysis result:

- The longest path 12ns delay VbSa signal through 4x4 multiplier
- Smallest clock cycle period 24ns for pipeline.
- Max frequency 42 MHz.
- 8500 transistors (excluding the pad frame)

What We Have Learned

- Coordination and cooperation!
- Always keep yourself on schedule!
- Learn fast and apply what you learn fast!

The End

Go, Elec422!
Go, AMD!